

October 15, 2003

To: Commissioner for Patents

P.O.Box 1450

Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572

28 Davis Avenue

Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/618,536 07/11/03

Jeun-Chen Lin et al.

IMPROVED ADHESION OF COPPER AND ETCH STOP LAYER FOR COPPER ALLOY

Grp. Art Unit:

## INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

## CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on October 20, 2003.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

10/20 03

TSMC-02-360

- U.S. Patent 6,406,996 to Bernard et al., "Sub-Cap and Method of Manufacture Therefor in Integrated Circuit Capping Layers," discloses copper dual damascene interconnects with sub cap and cap layers.
- U.S. Patent 6,169,028 to Wang et al., "Method Fabricating Metal Interconnected Structure," discloses an oxide cap over a copper dual damascene interconnect.
- U.S. Patent 6,309,970 to Ito et al., "Method of Forming Multi-Level Copper Interconnect with Formation of Copper Oxide on Exposed Copper Surface," discloses a copper oxide on a copper surface.
- U.S. Patent 6,274,499 to Gupta et al., "Method to Avoid Copper Contamination During Copper Etching and CMP," discloses a dielectric cap over an interconnect.
- U.S. Patent 6,054,769 to Jeng, "Low Capacitance Interconnect Structures in Integrated Circuits Having an Adhesion and Protective Overlayer for Low Dielectric Materials," discloses a method and structure for integrating polymer and other low dielectric constant materials, which may have undesirable properties, into integrated circuit structures and processes, especially those requiring multiple levels of interconnect lines.

TSMC-02-360

U.S. Patent 6,348,407 to Gupta et al., "Method to Improve Adhesion of Organic Dielectrics in Dual Damascene Interconnects," discusses a method of fabrication used for semiconductor integrated circuit devices.

U.S. Patent 6,365,502 to Paranjpe et al., "Microelectronic Interconnect Material with Adhesion Promotion Layer and Fabrication Method," discusses a microelectronic semiconductor interconnect structure barrier and method of deposition which provides improved conductive barrier material properties for high-performance device interconnects.

TSMC-01-1676, Serial No. 10/361,732, filed on 02/10/03 and TSMC-02-338, Serial No. 10/350,837, filed on 01/24/03, both assigned to common assignee discuss the fabrication of integrated circuit devices.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

10-1

INFORMATION DISCLOSURE CITATION IN AN APPLICATION IN APPLICATIO
IN AN APPLICATION  (Usis soveral showls if not \$227) 2 2 2003  PANG DOWN O 7/11/03  EXAMINER DOCUMENT HALDER DATE NUMBER  EXAMINER MITAL  6406966618602 Bernard et al. 438 653 9(30/00  61690281/2/01 Wang et al. 438 653 1/26/99  6309970 10/30/01 Ito et al. 438 687 8/30/9  62744998/14/01 Gupta et al. 438 692 11/19/9  6054769425/00 Jena 257 758 1/17/9  63484072/19/02 Gupta et al. 438 637 3/15/0
U.S. PATENT DOCUMENTS  CXAMINER DOCUMENT MUDE DATE  NUME  CLUI WOCCUM MUDE DATE  NUME  CULI WOCCUM MUDE  NUME  NUME  CULI WOCCUM MUDE  NUME  CULI WOCCUM  NUME  CULI WOCCUM  NUME  CULI  WOCCUM  NUME  CULI  WOCCUM  NUME  CULI  WOCCUM  NUME  CULI  WOCCUM  NUME  CULI  WOCCUM  NUME  CULI  WOCCUM  NUME  CULI  NUME  CULI  WOCCUM  NUME  CULI  NUME  CULI  WOCCUM  NUME  CULI  NUME  CULI  WOCCUM  NUME  CULI  NUME  CUL
U.S. PATENT DOCUMENTS  DOCUMENT MUDGER DATE  NUME  CLUI WOCCUM PARTICIPATION  NATIAL  6406 996 6/18/02 Bernard et al. 438 653 9/30/00  61690281/2/01 Wang et al. 438 653 1/26/94  630997010/30/01 Ito et al. 438 687 8/30/9  62744998/14/01 Gupta et al. 438 692 11/19/9  6054769425/00 Jena 257 758 1/17/9  63484072/19/02 Gupta et al. 438 637 3/15/0
64069966/18/02 Bernard et al. 438 653 9/30/00 61690281/2/01 Wang et al. 438 653 1/26/99 630997010/30/01 Ito et al. 438 687 8/30/9 62744998/14/01 Gupta et al. 438 692 11/19/9 63484072/19/02 Gupta et al. 438 637 3/15/0
6 1 6902 8 1/2/01 Wang et al. 438 653 1/26/99 6 3 0 99 7 0 10/30/01 Ito et al. 438 687 8/30/9 6 27 4 49 98/14/01 Gupta et al. 438 692 11/19/9 6 0 5 4 7 6 9 4/25/00 Jena 257 758 1/17/9 6 3 4 8 4 0 7 2/19/02 Gupta et al. 438 637 3/15/0
630997010/30/01 Ito et al. 438 687 8/30/9 62744998/14/01 Gupta et al. 438 692 11/19/9 60547694/25/00 Jena 257 758 1/17/9 63484072/19/02 Gupta et al. 438 637 3/15/0
62744998/1401 Gupta et al. 438 692 11/19/9 6054769425/00 Jena 257 758 1/17/9 63484072/19/02 Gupta et al. 438 637 3/15/0
6054769425/00 Jena 257 758 1/17/9 63484072/19/02 Gueta et al. 438 637 3/15/0
63484072/19/02 Gueta et al. 438 637 3/15/0
The state of the s
636550242/02 Paranige et al. 438 622 3/3/00
FOREIGN PATENT DOCUMENTS
DOCUMENT NUMBER DATE COUNTRY CLASS SUBCLASS Translation YES NO
<u> </u>
OTHER DOCUMENTS (Industry Author, Tibs, Date, Pertinent Pages, Etc.)
- TSMC-01-1676, Serial No. 10/361,732, filed on
- TSMC-01-1676, Serial No. 10/361,732, filed on o2/10/03, assigned to common assignee, "Barri
TSMC-01-1676, Serial No. 10/361,732, filed on 62/10/03, assigned to common assigned. Barri Free Copper Interconnect by Multi-Layer Copper Seed.
- TSMC-01-1676, Serial No. 10/361,732, filed on o2/10/03, assigned to common assignee, "Barri
TSMC-01-1676, Serial No. 10/361,732, filed on 62/10/03, assigned to common assignee, "Barri Free Copper Interconnect by Multi-Layer Copper Sced".  TSMC-02-338, Serial No. 10/350,837, filed on
TSMC-01-1676, Serial No. 10/361,732, filed on 62/10/03, assigned to common assignee, "Barri Free Copper Interconnect by Multi-Layer Copper Sced".  TSMC-02-338, Serial No. 10/350,837, filed on 01/24/03, assigned to common assignee, "Impri
TSMC-01-1676, Serial No. 10/361,732, filed on 62/10/03, assigned to common assignee, "Barri Free Copper Interconnect by Multi-Layer Copper Sced".  TSMC-02-338, Serial No. 10/350,837, filed on
TSMC-01-1676, Serial No. 10/361,732, filed on 02/10/03, assigned to common assignee, "Barri Free Copper Interconnect by Multi-Layer Copper Seed".  TSMC-02-338, Serial No. 10/350,837, filed on 01/24/03, assigned to common assigner, "Impri Method of Barrier-Less Integration with Copper Alloy